收藏本站
Table 14. SYSMOD Description
System Mode. Default value: 00.
SYSMOD[1:0]
00: STANDBY mode
01: WAKE mode
10: SLEEP mode
0x0C: INT_SOURCE System Interrupt Status Register
In the interrupt source register the status of the various embedded features can be determined. The bits that are set (logic ‘1’)
indicate which function has asserted an interrupt and conversely the bits that are cleared (logic ‘0’) indicate which function has
not asserted or has de-asserted an interrupt. The bits are set by a low to high transition and are cleared by reading the
appropriate interrupt source register. The SRC_DRDY bit is cleared by reading the X, Y and Z data. It is not cleared by simply
reading the Status Register (0x00).
0x0C INT_SOURCE: System Interrupt Status Register (Read Only)
Bit 7
SRC_ASLP
Bit 6
0
Bit 5
SRC_TRANS
Bit 4
SRC_LNDPRT
Bit 3
SRC_PULSE
Bit 2
SRC_FF_MT
Bit 1
0
Bit 0
SRC_DRDY
Table 15. INT_SOURCE Description
INT_SOURCE
SRC_ASLP
SRC_TRANS
SRC_LNDPRT
SRC_PULSE
SRC_FF_MT
SRC_DRDY
Description
Auto-SLEEP/WAKE interrupt status bit. Default value: 0.
Logic ‘1’ indicates that an interrupt event that can cause a WAKE to SLEEP or SLEEP to WAKE system mode transition
has occurred.
Logic ‘0’ indicates that no WAKE to SLEEP or SLEEP to WAKE system mode transition interrupt event has occurred.
WAKE to SLEEP transition occurs when no interrupt occurs for a time period that exceeds the user specified limit
(ASLP_COUNT). This causes the system to transition to a user specified low ODR setting.
SLEEP to WAKE transition occurs when the user specified interrupt event has woken the system; thus causing the
system to transition to a user specified high ODR setting.
Reading the SYSMOD register clears the SRC_ASLP bit.
Transient interrupt status bit. Default value: 0.
Logic ‘1’ indicates that an acceleration transient value greater than user specified threshold has occurred. Logic ‘0’
indicates that no transient event has occurred.
This bit is asserted whenever “ EA ” bit in the TRANS_SRC is asserted and the interrupt has been enabled. This bit is
cleared by reading the TRANS_SRC register.
Landscape/Portrait Orientation interrupt status bit. Default value: 0.
Logic ‘1’ indicates that an interrupt was generated due to a change in the device orientation status. Logic ‘0’ indicates
that no change in orientation status was detected.
This bit is asserted whenever “ NEWLP ” bit in the PL_STATUS is asserted and the interrupt has been enabled.
This bit is cleared by reading the PL_STATUS register.
Pulse interrupt status bit. Default value: 0.
Logic ‘1’ indicates that an interrupt was generated due to single and/or double pulse event. Logic ‘0’ indicates that no
pulse event was detected.
This bit is asserted whenever “EA” bit in the PULSE_SRC is asserted and the interrupt has been enabled.
This bit is cleared by reading the PULSE_SRC register.
Freefall/Motion interrupt status bit. Default value: 0.
Logic ‘1’ indicates that the Freefall/Motion function interrupt is active. Logic ‘0’ indicates that no Freefall or Motion event
was detected.
This bit is asserted whenever “EA” bit in the FF_MT_SRC register is asserted and the FF_MT interrupt has been
enabled.
This bit is cleared by reading the FF_MT_SRC register.
Data Ready Interrupt bit status. Default value: 0.
Logic ‘1’ indicates that the X, Y, Z data ready interrupt is active indicating the presence of new data and/or data overrun.
Otherwise if it is a logic ‘0’ the X, Y, Z interrupt is not active.
This bit is asserted when the ZYXOW and/or ZYXDR is set and the interrupt has been enabled.
This bit is cleared by reading the X, Y, and Z data.
MMA8453Q
Sensors
Freescale Semiconductor, Inc.
21
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
MMBF0201NLT1 MOSFET N-CH 20V 300MA SOT-23
MMBF170-7 MOSFET N-CH 60V 500MA SOT23-3
MMBF170LT1 MOSFET N-CH 60V 500MA SOT-23
MMBF170 MOSFET N-CH 60V 500MA SOT-23
MMBF2201NT1 MOSFET N-CH 20V 300MA SOT-323
MMBF2202PT1 MOSFET P-CH 20V 300MA SOT-323
MMDF1N05ER2G MOSFET N-CHAN DUAL 2A 50V 8SOIC
MMDF2C03HDR2G MOSFET N/P-CHAN 2A 30V 8SOIC
相关代理商/技术参数
MMA8453QT 功能描述:加速计 - 板上安装 LOW G 3-AXIS DGTL ACCEL RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C
MMA8491Q 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Xtrinsic MMA8491Q 3-Axis Multifunction Digital Accelerometer
MMA8491QR1 功能描述:加速计 - 板上安装 3-Axis Low Voltage Discrete Tilt Sensor RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C
MMA8491QT 功能描述:加速计 - 板上安装 3-Axis Low Voltage Discrete Tilt Sensor RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C
MMA8652FC 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Xtrinsic MMA8652FC 3-Axis, 12-bit Digital Accelerometer
MMA8652FCR1 功能描述:加速计 - 板上安装 3-axis 2g/4g/8g 12 bit RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C
MMA8653FC 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Xtrinsic MMA8653FC 3-Axis, 10-bit Digital Accelerometer
MMA8653FCR1 功能描述:加速计 - 板上安装 3-axis 2g/4g/8g 10 bit RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C